

1. A network switch comprising:
 - at least one port data port interface;
 - a first memory;
 - a second memory; and
 - a memory management unit in connection with said at least one data port interface, said first memory, and said second memory,

2. A network switch as recited in claim 1, said network switch further comprising

3. A network switch as recited in claim 1, said network switch further comprising

4. A network switch as recited in claim 1, wherein said first memory further comprises on-chip memory.

6. A network switch as recited in claim 1, wherein the memory management unit further comprises:

- a communication channel;
- a data input section in connection with the communication channel;
- a data output section in connection with the communication channel;
- a first memory controller in connection with the first memory, the data input

section, and the data output section;

a second memory controller in connection with the second memory, the data input section, and the data output section;

at least one address pool in connection with the first memory controller and the second memory controller; and

a scheduler in connection with the data input section and the data output section.

7. A network switch as recited in claim 6, wherein the data input section further comprises:

a cell assembly unit in connection with the communication channel;
a status location budget manager in connection with the cell assembly unit;
at least one cell accumulation buffer in connection with the status location budget manager;

a slot assembly unit in connection with the at least one cell accumulation buffer and said second memory controller; and

at least one address pool in connection with the status location budget manager, the slot assembly unit, and the data output section.

8. A network switch as recited in claim 7, wherein the cell assembly unit converts data received from the communication channel into a cell header format, a cell data format, and a sideband information format.

9. A network switch as recited in claim 7, wherein the status location budget manager determines whether data received by the cell accumulation buffer is to be stored in the first memory or the second memory.

10. A network switch as recited in claim 7, wherein the at least one cell accumulation buffer collects data to be stored in the second memory prior to sending the data to be stored in the second memory to the slot assembly unit.

11. A network switch as recited in claim 7, wherein the slot assembly unit receives cells from the cell accumulation buffer and packages the received cells into cell slots to be stored in the second memory.

12. A network switch as recited in claim 6, wherein the data output section further comprises:

12. A network switch as recited in claim 6, wherein the data output section further comprises:

unit; and

5

13. A network switch as recited in claim 12, wherein the cell disassembly unit converts a cell format from a CBP format to a CP bus format and transmits a cell to the communication channel when enabled to do so.

10

15. A network switch as recited in claim 14, wherein the predetermined algorithm

further comprises a token order.

15

17. A network switch as recited in claim 7, wherein said at least one address pool

20

a cell free address pool connected to the first memory controller; and

a slot free address pool connected to the second memory controller.

25

a scheduler connected to the first memory controller and the second memory controller.

30

20. A network switch as recited in claim 19, wherein the cell free address pool controller is configured to receive and release free addresses from the cell free address pool unit for use in storing cells in the first memory.

5

10

15

20

25

30

storing the data in the first memory or the second memory based on the

determining step.

determining if a cell count is less than a first predetermined threshold for the egress;

determining if a number of cells in the second memory is zero; and

29. A method for storing data in a network switch as recited in claim 27, wherein the step of storing data in the first memory further comprises the steps of:

- initializing a cell count;
- setting an in progress flag;
- loading a first cell pointer into a memory controller;
- incrementing the cell count;

storing a first cell in the local memory;.

- incrementing the cell count;
- storing a next cell in the first memory;
- determining if a last cell bit is set; and

loading a next cell pointer and continuing to store cells if the last cell bit is determined not to be set.

32. A method for storing data in a network switch as recited in claim 31, wherein the step of initializing global storage further comprises the steps of:

- initializing a global cell count and setting an in progress flag;
- incrementing the global cell count;
- writing a first cell to a cell accumulation buffer;

loading a next cell pointer if the last cell bit is not set.

5

writing a next cell to the cell accumulation buffer;

determining if the last cell bit is set;

continuing global storage of cells if the last cell bit is not set; and

clearing the in progress flag if the last cell bit is set.